Get Gentoo!
gentoo.org sites
gentoo.org Wiki Bugs Forums Packages
Planet Archives Sources
Infra Status
aboutsummaryrefslogtreecommitdiff
path: root/include
Commit message (Expand)AuthorAgeFilesLines
* Remove leading/trailing white spaces in ChangeLogH.J. Lu2015-07-244-49/+49
* [ARM] Support correctly spelled ARMv6KZ architecture namesMatthew Wahab2015-07-212-4/+11
* [AArch64][1/3] Add R_AARCH64_P32_TLSLD_ADR_PREL21 in elf headerJiong Wang2015-07-162-0/+5
* Sync longlong.h with GCCH.J. Lu2015-07-142-0/+11
* Sync hashtab.h, splay-tree.h with GCCH.J. Lu2015-07-143-19/+18
* Remove trailing spaces in demangle.hH.J. Lu2015-07-141-3/+3
* Sync ansidecl.h with GCCH.J. Lu2015-07-142-0/+17
* 2015-07-09 Catherine Moore <clm@codesourcery.com>Catherine Moore2015-07-092-0/+8
* Define DIFF_EXPR_OK for avr target to allow PC relative difference relocation.Denis Chertykov2015-07-082-0/+5
* Remove ppc860, ppc750cl, ppc7450 insns from common ppc.Alan Modra2015-07-032-0/+13
* Opcodes and assembler support for Nios II R2Sandra Loosemore2015-07-013-4/+1174
* Relocations for Nios II R2Sandra Loosemore2015-07-012-1/+38
* Add Nios II arch flags and compatibility testsSandra Loosemore2015-07-012-0/+10
* Add support for DT_MIPS_RLD_MAP_REL.Matthew Fortune2015-06-262-0/+7
* Sync libiberty from GCC, replaying updates to configure scriptsIain Buclaw2015-06-242-1/+6
* Stop "objdump -d" from disassembling past a symbolic address.Nick Clifton2015-06-222-0/+12
* Allow for optional operands with non-zero default values.Peter Bergner2015-06-192-0/+18
* sim: callback: add human readable strings for debugging to mapsMike Frysinger2015-06-172-0/+16
* [AArch64] Add support for ARMv8.1 command line optionMatthew Wahab2015-06-042-0/+13
* [ARM] Support for ARMv8.1 command line optionMatthew Wahab2015-06-032-0/+25
* [ARM] Support for ARMv8.1 Adv.SIMD extensionMatthew Wahab2015-06-021-0/+6
* [ARM] Add support for ARMv8.1 PAN extensionMatthew Wahab2015-06-022-0/+8
* [ARM] Rework CPU feature selection in the disassemblerMatthew Wahab2015-06-022-0/+5
* [AArch64] Support for ARMv8.1a Adv.SIMD instructionsMatthew Wahab2015-06-022-0/+5
* [AArch64] Support for ARMv8.1a Limited Ordering Regions extensionMatthew Wahab2015-06-022-0/+5
* [AArch64][libopcode] Add support for PAN architecture extensionMatthew Wahab2015-06-012-0/+11
* Recognize GNU_ABI_TAG_SYLLABLE and GNU_ABI_TAG_NACL.Roland McGrath2015-05-292-0/+7
* Compact EH SupportCatherine Moore2015-05-282-3/+8
* [AArch64] Add R_AARCH64_P32_LD32_GOTPAGE_LO14 to elf headerJiong Wang2015-05-122-0/+5
* Rename EM_486 to EM_IAMCUH.J. Lu2015-05-112-1/+6
* Sync filenames.h with gccH.J. Lu2015-05-012-0/+11
* Make RL78 disassembler and simulator respect ISA for mul/divDJ Delorie2015-04-304-1/+24
* S/390: z13 use GNU attribute to indicate vector ABIAndreas Krebbel2015-04-272-2/+17
* Non-alloc sections don't belong in PT_LOAD segmentsAlan Modra2015-04-252-0/+12
* Define SEC_MEP_VLIW in bfd/section.cH.J. Lu2015-04-242-4/+5
* Merge include/partition.h from GCC.Richard Earnshaw2015-04-172-4/+12
* Add --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi]H.J. Lu2015-04-142-0/+7
* Add -z noextern-protected-data to ld for ELF/x86H.J. Lu2015-04-142-0/+10
* Add support to the RX toolchain to restrict the use of string instructions.Nick Clifton2015-04-092-0/+11
* Add Elf_Internal_Chdr and ElfXX_External_ChdrH.J. Lu2015-04-033-0/+28
* sim: ft32: new portJames Bowman2015-03-282-0/+39
* Add ELFOSABI_CLOUDABI and SHF_COMPRESSEDH.J. Lu2015-03-262-0/+19
* Extend arm_feature_set struct to provide more bitsTerry Guo2015-03-242-85/+134
* Add support for G13 and G14 flag bits in RL78 ELF binaries.Nick Clifton2015-03-192-1/+11
* sim: dv-sockser: push module init prototype downMike Frysinger2015-03-152-1/+6
* [ARM] PR ld/16572: Remove EF_ARM_HASENTRY flagJiong Wang2015-03-102-1/+5
* Add ADR :tlsgd: directive and TLSGD_ADR_PREL21 support.Marcus Shawcroft2015-02-262-1/+5
* Adds support for generating notes in V850 binaries.Nick Clifton2015-02-242-5/+65
* Fixes a typo in the license notice in include/elf/score.hNick Clifton2015-02-232-2/+8
* S390: Support new vector register sectionsAndreas Arnez2015-02-202-0/+9