aboutsummaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* Move interrupt_request and user_mode_only to common cpu state.pbrook2008-07-011-1/+4
* Add instruction counter.pbrook2008-06-291-6/+28
* Clean up MMIO TLB handling.pbrook2008-06-091-5/+7
* Multithreaded locking fixes.pbrook2008-06-071-0/+1
* Push common interrupt variables to cpu-defs.h (Glauber Costa)bellard2008-05-291-0/+4
* moved halted field to CPU_COMMONbellard2008-05-281-0/+1
* Use correct types to enable > 2G support, based on a patch fromaurel322008-04-271-3/+0
* Revert "Use correct types to enable > 2G support" (r4238), it isaurel322008-04-221-0/+3
* Use correct types to enable > 2G support, based on a patch fromaurel322008-04-221-3/+0
* Use a common constant for temp_buf sizeblueswir12008-04-081-1/+3
* use the TCG code generatorbellard2008-02-011-0/+1
* use simpler REGPARM convention - make CPUTLBEntry size a power of twobellard2008-01-311-0/+16
* Handle cpu_model in copy_cpu(), by Kirill A. Shutemov.ths2007-12-091-1/+3
* Break up vl.h.pbrook2007-11-171-0/+4
* Implement missing MIPS supervisor mode bits.ths2007-10-281-1/+1
* Replace is_user variable with mmu_idx in softmmu core,j_mayer2007-10-141-9/+0
* TARGET_FMT_lu may also be useful.j_mayer2007-09-191-0/+2
* find -type f | xargs sed -i 's/[\t ]$//g' # on most filesths2007-09-161-7/+7
* Fix writes to pages containing watchpoints for the RAM not at 0x0 cases.balrog2007-06-261-1/+1
* Add TARGET_FMT_plx to properly display target_phys_addr_t variables.j_mayer2007-04-141-0/+2
* Infrastructure to support more than 2 MMU modes.j_mayer2007-04-051-1/+10
* TARGET_FMT_ld may also be useful for debugging purposes.j_mayer2007-04-041-0/+2
* Watchpoint support (previous commit got eaten by Savannah server crash).pbrook2007-03-161-0/+8
* Speed up tlb_flush_page (Daniel Jacobowitz).pbrook2006-11-121-0/+8
* C99 64 bit printfbellard2006-06-251-1/+1
* PAGE_EXEC support in TLBsbellard2005-11-281-4/+6
* better halted state supportbellard2005-11-231-2/+1
* SMP supportbellard2005-11-211-2/+3
* added CPU_COMMON and CPUState.tb_jmp_cache[]bellard2005-11-201-0/+29
* ram_addr_t type for ram offsetsbellard2005-08-211-0/+3
* simplified PowerPC exception handling (Jocelyn Mayer)bellard2005-07-021-3/+3
* added HOST_LONG_BITS in configurebellard2005-06-051-6/+0
* 64 bit target supportbellard2005-01-031-0/+2
* amd64 port (Jocelyn Mayer)bellard2004-04-261-9/+17
* added target_phys_addr_tbellard2004-04-251-0/+15
* do not depend on thunk.h - more log itemsbellard2004-03-211-0/+8
* use osdep.hbellard2004-02-161-0/+2
* correct target_ulong definitionbellard2004-01-241-0/+16
* commentsbellard2003-10-271-2/+9
* soft mmu supportbellard2003-08-101-0/+39